

Figure 1

Design Flow

Compute-intensive subroutines are implemented in FPGA instruction fabric until balance is reached between performance and available silicon capacity.




Figure 2

Family of Reprogrammable Instruction DSPs




Figure 3

Architecture Paradigm Comparison





Figure 3a




Figure 4




Figure 5




Figure 6

Reprogrammable Function using Homogenous FPGA Fabric




Figure 7

Reprogrammable Function using Homogenous FPGA Fabric




Figure 8

Reprogrammable Function using Heterogeneous FPGA Fabric






Figure 9

Reprogrammable Function using Application Specific FPGA Fabric




Types of FPGA Fabric

Heterogeneous FPGA Fabric:



Application-Specific FPGA Fabric:



rDSP Application Specific Instruction Optimization




Figure 12

rDSP Application Specific Architecture/Fabric Optimization




Figure 13

FPGA to ASIC Design Migration for Device Family with Common Footprint




Figure 14

FPGA to ASIC Design Migration for Device Family with Common Footprint




Figure 15

FPGA to ASIC Design Migration for Device Family with Common Footprint




Figure 16

Initial Design Flow with ASIC Migration Awareness

Compute-intensive subroutines are implemented in FPGA instruction fabric, but only until capacity of migration ASIC is reached




Figure 17

Prototyping for SOC Applications

"Reprogrammable Instruction DSP"

Robert Osann, Jr., 10494 Ann Arbor Ave., Cupertino, CA 95014, 408-313-1990, Bob@Osann.com




Figure 18





Figure 19

Multi-Program FPGA Fabric Migrated to Application Specific (Hybrid) FPGA/ASIC



Multiple Program FPGA Interconnect




Figure 21





Figure 22



Removing FPGA Programmable Connection Points for ASIC Implementation of Multiple Program FPGA Interconnect




Figure 24